Abstract -This paper presents a new generalized connector with a very simple self-routing scheme. Unlike some of the recently reported generalized connectors, this generalized connector does not rely on an explicit use of a copy network; rather it replicates packets as it routes them through its stages to their destinations. In addition to its attractive routing scheme, this generalized connector can be constructed with O(n lg2 n ) bit-level constant fanin logic gates, O(lg2 n ) bit-level depth, and can realize any multicast assignment in O(lg3 n ) bit-level time'.
I. INTRODUCTION
Switching networks that realize multicast assignments are commonly referred to as generalized connectors, or broadcast networks and have been extensively studied in the literature [5,3,6,7,81. The previously reported generalized connectors, were obtained by one of three methods. A survey of these methods is given in [2]. The method, which will be used in this paper, is based on recursive decompositions of generalized connectors. The rationale behind this approach is to generate copies of packets while they are being routed to their destinations, rather than use a separate copy network. This approach was introduced by Nassimi and Sahni While the design of this generalized connector is based on elementary switches, its routing relies on a parallel computer model consisting of n'+'lk processors which are interconnected by a cube or perfect shuffle topology. The time to route multicast assignments on this model is O(k lg n) if it is assumed that a processor can perform certain arithmetic, logic and shift operations in 0(1) time. In gate-level, each processor would need O(lg n ) logic gates, and experience O(1g n ) gate delay2. Hence, the routing hardware for this generalized connection network exacts O(n'+'lk lg n ) logic gates, and it takes O(k lg2 n ) gate delays. We should also note that the realization of multicast assignments under this routing scheme requires sorting, and this means that incomplete assignments, 'All logarithms are in base 2 unless otherwise stated, and lg n denotes the logarithm of n in base 2.
2The delay can be reduced to O(lg1g n ) but this requires a prefix circuit. IEEE Log Number 9410097.
i.e., those that do not involve all inputs can be realized only if the unused inputs are assigned to some dummy outputs.
In this paper, we give a self-routing generalized connector which is constructed in terms of simple logic gates. Unlike the routing scheme given in [4] , routing on this generalized connector does not require sorting, and it proceeds from the inputs toward the outputs. For n inputs, this generalized connector uses O(n lg2 n ) logic gates, it has O(lg2 n ) gate delay, and can realize any multicast assignment in O(lg3 n ) time where the unit of time is a gate delay.
We note that all routing schemes described in this paper assume fixed-length packets and bit-synchronous operation. We also note that the generalized connection network presented in this paper does not handle multicast patterns in which an output may be connected to more than one input. On the other hand, such patterns can be decomposed into a sequence of multicast patterns in which no output is connected to more than one input. However, this approach may complicate our network constructions, in particular their self-routing property may no longer hold.
BASIC DEFINITIONS
An ( n , q)-network is a directed acyclic graph with n distinguished source vertices, called inputs, q distinguished sink vertices, called outputs, and some internal vertices, called switching elements. If n = q , an (n,q)-network is abbreviated as an n-network. An assignment for a network is a pairing of its inputs with its outputs such that each output appears in at most one pair. An assignment consisting of k pairs is called a k-assignment. An assignment is called one-to-one or unicast if each input appears in at most one pair, and is called one-tomany, or multicast, otherwise. A network is said to realize an assignment if, for each pair ( a , b ) in the assignment, a path can be formed from input a to output b by setting the switching elements in the network with the constraint that the paths for no two pairs ( a , 6) and (c, d) overlap unless a = c. An (n,q)-network, q 5 n , is called an (n,q)-concentrator if, for each k , 1 5 k 5 q , it can realize a unicast k-assignment between any k of its n inputs and the first k of its q outputs. An n-network is called a generalized n-connector if it can realize all multicast assignments between its inputs and its outputs.
Paths in a network will be established by specifying some routing information at its inputs. Each input holds its own destination information unless otherwise stated. The routing information for each input is accompanied by some binary coded message that is to be routed from that input to those output(s) specified in the routing information. A message and routing information combined together will be termed a packet. For n inputs, the number of bits in the routing information will vary between 1 and 2n -2 for all tlie networks described in this paper.
The performance of a network will be measured in terms of its hardware cost, depth and routing time. The cost of a network is the total number of constant fanin logic gates used in the network. The depth of a network is the largest number of constant fanin logic gates along a path from an input to an output. The routing time of a network is the maximum amount of time needed to set all the switching elements in the network for an assignment between the network's inputs and outputs, where time is measured in terms of constant fanin gate delays.
CONCENTRATOR CONSTRUCTION
In this section, we describe an n-concentrator with O(n1gn) constant fanin, logic gates, O(1gn) depth, and O(lg2n) routing time, all in bit level, where n = 2m for some positive integer m. In routing packets through this concentrator, it is assumed that there is a leading bit, called the routing bit ri, for each packet at input i , 0 5 i 5 n -1. If ri = 1, there is a packet to be concentrated at input i, i.e., a packet to be moved to the output side of the concentrator.
An n-concentrator is recursively constructed as shown in Fig. 1 by using an n-network, called an n-splitter. An nnetwork is an n-splitter if, for each k , 1 5 k 5 n , it can realize a unicast k-assignment that pairs some rlc/21 of any k of its n inputs with some [k/2') outputs in a fixed n/2-subset of outputs, and the remaining [k/2] inputs with some [k/2] outputs in the other n/2-subset of outputs3. An nsplitter is called an odd-even n-splitter if the two fixed n/2-subsets of outputs comprise odd numbered outputs and even numbered outputs, respectively. With this definition of an nsplitter, it can easily be shown that the network in Fig. 1 is an n-concentrator ( See [2]).
To construct an odd-even n-splitter, we use an array of n/2 2 x 2 switches and an ( n , n/2)-network, called an ( n , ./a)-balancer, put in parallel. Fig. 2 shows this odd-even n-splitter r .
1 denotes the smallest integer greater than or equal to 2, and 1 .1 denotes the largest integer smaller than or equal to 2. for n = 16. The inputs 2i and 2i + 1 of the odd-even n-splitter are connected to the inputs of switch SWi, and the setting of SWi is controlled by the binary input si, 0 5 i 5 n/2 -1. If si is 0, the inputs of SWi are connected to its outputs straight through; otherwise, the inputs are crossed over and connected to the outputs. The balancer, whose inputs are the routing bits ri's of the incoming packets decides the values of the control inputs to the n/2 switches. Let r: be the leading bit of the packet at output i after the setting of SWi, 0 5 i 5 la. If si = 0, then rii = 7-2; and rii+l = rgi+l, and if si = 1, then rbi = rzi+l and An ( n , n/2)-balancer receives n routing bits, ro, r1 , . . . , rn-l , from which it determines the values of its n/2 outputs, so, s1 ,. . . , s , /~-~. We use a lg n-level binary tree to implement an ( n , n/2)-balancer, which is operated by a routing scheme similar to that described in [l] . 
IV. THE GENERALIZED CONNECTOR
The generalized n-connector is constructed recursively as shown in Fig. 4 , where the non-recursive part consists of a distributor stage and two ( n , n/2)-concentrators. The distributor is an array of n (1, 2)-copiers where each (1,2)-copier can map its input to none, one or both of its two outputs, and the concentrators can be realized by the construction given in the previous section. That this n-network is a generalized n-connector can easily be shown (See [2] ).
Unlike the previously reported generalized connectors, this generalized n-connector does not use any dedicated copy network. Rather, it generates the copies of the packets as they are being routed to their destinations. As we shall see subse- quently, this approach reduces the amount of destination address information that each input must use in order to route its packet to the outputs it desires. For a given multicast assignment, a multicast pattern for an input i (or for a packet at that input) of a generalized nconnector is a binary sequence (QO, Q I , . . . , an-l), where aj = 1 if and only if input i is paired with output j . Proposition I : If an input of a generalized n-connector specifies the outputs to which it is assigned independently of other inputs, then it must use at least n bits.
Pi-oofi An input may have any one of 2" multicast patterns. If the input is to distinguish among these 2" patterns without relying on the specifications of the other inputs, it obviously needs Ig2" = n bits. 11
We note that the independence assumption used here is very much like assuming that each input must use at least lgn bits to specify the output to which it is assigned in an n-connector where each input can be paired with at most one output. We also note that if the independence assumption is relaxed, then it is possible that all ( n + 1)" assignments for a generalized n-connector can be coded only with lg(n + 1)" = O(n1gn) bits. In fact, this coding scheme can be enforced if the assignments are specified from outputs to inputs, since each output can only be connected to at most one input, and thus O(lg n) bits of source address per each output will suffice. However, in the generalized connector construction given here, it is assumed that the inputs are the active ports and initiate the connection requests. In this case, we do not know of any coding scheme that works with O(lgn) destination bits per input, and therefore, we assume that the inputs independently specify their multicast patterns by using O ( n ) bits per input. We will describe two destination coding schemes, both using O(n) destination bits per each input.
First, we establish the following proposition which will be used in the two destination coding schemes. Let   ( a o , a l , . . . ,un-1) be a multicast pattern of a packet at an Hence, to route a packet with a multicast pattern ( U O , a l l . . . ,an-l) through the generalized n-connector, the (1,2)-copiers along the path(s) of the packet can use df's to decide their settings. When it is recursively decomposed, the generalized n-connector has Ig n distributor stages. If these distributor stages are numbered 1, 2, . . . , lg n from left to right, then stage L has 2'-l distributors, numbered 0, 1, . . . , 2k-1 -1 from top to bottom, 1 5 le 5 lg n. Each (1,2)-copier in the ith distributor at stage k uses the pair (dEi,d;;+,) it receives to decide its own setting as described in the next subsection.
A: Routing With 2n -2 Destination Bits a (2n -2)-bit destination address These 212 -2 destination bits are defined as in Proposition 2.
Given this coding of the destination addresses, the routing of multicast assignments is straightforward. For each value of IC, df , 0 5 i 5 2k -1 form a 2'-bit destination address used by
In the first coding scheme, each packet at an input is given 1 1 01 1, 21 3 1 . . ' 7 
, . . . , d n -l ) .
Here + denotes the binary O R operation. to the lower output of the copier, if it is 10 then it is routed to its upper output, and if it is 11 then it is routed to both outputs. Along with the packet, the copier also routes a valid destination code for the remaining stages on the path(s) of this packet. The determination of this destination code depends on the output(s) that the packet is routed to. If the packet is routed to the upper output of the copier, then the first half of the destination code for each of the remaining stages is retained, and the second half is discarded, and if it is routed to the lower output, then the second half of the destination code for each of the remaining stages is retained and the first half is discarded. This routing scheme is illustrated in Fig. 5 . The generalized 8-connector is obtained by decomposing the two generalized 4-connectors based on the construction given in Fig. 4 .
B: Routing With n Destination Bits
The length of the destination code can be reduced from 2n-2 to n, by increasing the complexity of routing at each copier node. In this case, the packet at each input carries its own n-bit multicast pattern (ao, a1 , . . . , Un-1) as its destination address.
The (1,2)-copiers must rely on more bits in order to determine which way to route the packets they receive. More specifically, the copiers in the kth distributor stage must examine n/2k-' bits, 1 5 k 5 lgn, to determine their settings. Other than this, this multicast pattern coding scheme is very similar to the previous one, and its details are omitted.
V. PERFORMANCE ANALYSIS
We continue to assume in this section that all our networks have a power of two number of inputs and outputs. First, we compute the cost, depth, and routing time, Cconc(n), Dconc(n), Tconc(n) for the n-concentrator. This nconcentrator is recursively constructed by using an odd-even n-splitter from which we have C c o n c ( n )
where CSplit(n), Dsplit(n), Tsplit(n) denote the cost, depth, and routing time of the odd-even n-splitter in that order. The odd-even n-splitter is composed of an array of n/2 2 x 2 switches and an ( n , n/2)-balancer, where the balancer is used to set the switches. Once the switches are set, the packets can pass through the switches. Hence, the routing time of the odd-even n-splitter is decided by the routing time of the balancer, and the depth of the splitter is the depth of a 2 x 2 switch. Assuming that a 2 x 2 switch can be implemented by using six bit-level logic gates with fanin 2, and depth 2, we have Cspiit ( n ) = 3n + Cbalancer ( n ) , D~prit(n) = 2, TSpiit(n) = TbaIaneer ( n ) , where Cbafancer ( n ) , Tbafancer ( n ) denote the cost and routing time of the balancer, respectively.
The ( n , n/2)-balancer has n -1 switching elements and the longest path from an input to an output is 21gn. It can be verified that each of these switching elements can be implemented by no more than fourteen bit-level logic gates with fanin 2, and within any node, the largest number of 2-input logic gates along a path from an input to an output is 4.
Hence, Csplit(n) 5 17n and Tsprit(n) 5 81gn. Substituting all these expressions into the cost, depth and routing time recurrences for the n-concentrator, and solving the recurrences with Cconc(2) = 6, Dconc(2) = 2, and TcOnc(2) = 1; we find 4 lg2 n + 4 lg n.
Let Cgconn(n), Dgconn(n), and Tgconn(n) denote the cost, depth and routing time of the generalized n-connector in Fig. 4 . By its construction, we have The (n,2n)-dis~ibutor is an array of n (1,2)-copiers and each (1,2)-copier can be implemented by two logic gates of fanin 2. Hence, C d i S t r ( n ) = 2n, Ddistr(n) = 1 and T d i s t r ( n ) = 1. Substituting these, and the expressions for Cconc(n),Dconc(n), and Tconc(n) in the above recurrences, and solving them with Cgconn(2) = Dgconn(2) = Tgconn(2) = 2, we have Cgconn(n) 5 17nlg2 72, Tgconn(n) 5 4/31g3n +41g2n + 11/31gn.
VI. CONCLUDING REMARKS
In this paper, we presented a generalized connection network. Unlike the previously reported generalized connectors, this network has a very simple design, and it can be routed very fast. It has O(n lg2 n ) cost, O(lg2 n ) depth, and O(lg3 n ) routing time, all in bit level. The paper also gave a construction for an n-concentrator that has O(n1gn) cost, O(1gn) depth, and O(lg2 n ) routing time, all in bit level. If these complexities can be reduced then the complexities of the generalized nconnector can also be scaled down by the same factor of reduction.
Dgconn(n) = l g 2 n + 2 1 g n + 1 ,
